Skip to main contentSkip to footer
LER.me
  • Live Data
My LER
LER.me
My LER
LER.me

Make All Learning Count.

Get Connected

  • What is a LER?
  • FAQs (opens in new tab)
  • Partner with Us
  • Visit EBSCOed (opens in new tab)

View our Policies

  • Accessibility (opens in new tab)
  • Standards (opens in new tab)
  • Terms of Use (opens in new tab)
  • Privacy Policy (opens in new tab)
  • Opt out (opens in new tab)

Get the app

  • Get it on Google Play
  • Download on the App Store

© 2026 All rights reserved.

Powered by EBSCOed

Skip to main contentSkip to footer
LER.me
  • Live Data
My LER
LER.me
My LER
  1. Courses
  2. HDL Logic Synthesis

HDL Logic Synthesis

University of South Alabama

CourseEE 440

Introduction to the syntax and elements of the basic VHDL language such as entities and architectures; creating combinational, synchronous logic and state machines using both structural and behavioral VHDL; using hierarchy in large designs; synthesizing and implementing designs. This course is dually listed with an equivalent graduate-level course (EE 540) and requires a minimum GPA of 2.75 or the instructor's permission for admission.

Credits

3 credits

Course Code

EE 440

Related Courses

Prerequisites, corequisites, and courses that build on this one

Prerequisites

Complete these courses before enrolling

  • EE 264

    Microprocessor Sys-Interfacing

    3 credits
  • EE 268

    Digital Logic Design Lab

    1 credits
Programs

Education programs that include this course

This course is not currently part of any programs.